"ALS INC.

## ENGINEERING of CIFICATION

SPEC 64712400 CD 7 REV 6 DATE 9/26/77 PAGE 1 of 57

This Document contains praliminary Information and is subject to change.

NORMANDALE OPERATIONS

FLAT CABLE
INTERFACE SPECIFICATION

FOR

THE SMD , MMD , AND CMD FAMILIES

someday i

RESPONSIBLE ORIGINATOR ORGANIZATION Ohi: 1. Collins	UNIT MANAGER	SECTION MANAGER	DEPARTMENT MANAGER
NRMOPS PRODUCT MANAGEMENT	with and	HXilalent	
NRMOPS APPLICATIONS ENGINEERIA		Derguss	
NRMOPS DISK DRIVE DEVELOPMENT	bc. 22.	No A	
NRMOPS-CIRCUIT DESIGN			
OKHMPI PRODUCT MANAGEMENT	18 Harris	Mount	180/8
OKHMPI OEM ENGINEERING	Ken MEN:0	George	)
OKHMPI DIZK DRIVE DEVELOPMENT	P. Celini	Ke hande	J. Samuel
OKHMPI CIRCUIT DESIGN			
NRMOPS LIAISON   Del D. Gentefon 911	777 OKHMPI LIA	ISON Jain 1.	2.2 n

GD באינים ביינים ביינים ולם

## MAGNETIC PERIPHERALS INC. ENGINEERING SPECIFICATION

SPEC 64732400 CD REV DATE PAGE 2

PAGE 1 2 3 4 5 6		MEMORY PRODUCTS ENGINEERING DIVISION -	I PAGE 2
PAGE 1 2 3 4 5 5    1	REV.	45	
1   X   X   X   X			
Reserve			
3   X   X   X   X			
Y   X   X   X   X   X   X   X   X   X			
B   X   X   X   X   X	4 X X		
7			
A X X X X X X X X X X X X X X X X X X X			
S   X   X   X			
11       X         12       X         13       X         14       X         15       X         15       X         15       X         16       X         17       X         18       X         19       X         21       X         21       X         21       X         22       X         23       X         24       X         25       X         24       X         25       X         24       X         25       X         27       X         26       X         27       X         26       X         27       X         28       X         30       X         31       X         32       X         33       X         34       X         35       X         36       X         37       X         38       X         39 <td< th=""><th>· AXXX</th><th><del>+++++++++++++++++++++++++++++++++++++</del></th><th></th></td<>	· AXXX	<del>+++++++++++++++++++++++++++++++++++++</del>	
13   X   X   X   X   X   X   X   X   X	<del></del>		
13 X X X X			
14   X   X   X   X   X   X   X   X   X			
15   X   X   X   X   X   X   X   X   X		+	
17   X   X   X   X	15 X X X X	<del>+</del>	
L8			
19       X1 X1         20       X1 X1         21       X1 X1         22       X1 X1         23       X1 X1         24       X1 X1         25       X1 X1         26       X1 X1         27       X1         30       X1         31       X1         32       X1         33       X1         34       X1         35       X1         35       X1         35       X1         37       X1         38       X1         39       X1         31       X1         32       X1         33       X1         34       X1         35       X1         36       X1         37       X1         38       X1         39       X1         40       X1         41       X1         42       X1         43       X1         44       X1         45       X1         46       X1         46	1,		+++++
C			
22 X X X	an xixi	<del></del>	
C   X   X   X   X   X   X   X   X   X		<del> </del>	
24       X       X         25       X       X         26       X       X         26       X       X         26       X       X         27       X       X         30       X       X         31       X       X         32       X       X         33       X       X         34       X       X       X         35       X       X       X         34       X       X       X         35       X       X       X         34       X       X       X         40       X       X       X         44       X       X       X         44       X       X       X         45       X       X       X         46       X       X       X         46       X       X       X			
25 X X X X X X X X X X X X X X X X X X X			<del></del>
26 X X X I       I         27 X X I       I         28 X X X I       I         27 X X I       I         30 X I       I X         31 X I       I         32 X I       I         33 X I       I         34 X X X X X       I         35 X X       I         37 X I       I         38 X X I       I         39 X X X X X       I         40 X X X X       I         40 X X X X       I         44 X X I       I         45 X X I       I         46 X X I       I         46 X X I       I			
27   X			
25 X X	27 'XI		
30 X			++++++++++
31 X			
32 X	1 3 X 1 1 1 X 1 1 1 X		
35 X 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	35 XII	<del></del>	<u> </u>
35 X			+++++++++
35 X 37 X 37 X 38 X 38 X 38 X 38 X 38 X 38			
37 X 38 X X 39 X X X X 40 X X 41 X 42 X 43 X 44 X 45 X 46 X X 47 X 48 X X 49 X X			1111111 8
38 XX			
44 X 44 X 44 X 45 X 45 X 46 X 47 X 48 X X 48 X X 48 X X 48 X X 48 X X 49 X X 40 X X 40 X X 41 X 42 X X 43 X X 44 X 45 X X 46 X X 47 X 48 X X 48 X	X X AE	<del></del>	
Y			Change
42       X         43       X         44       X         45       X         46       X         48       X         48       X         48       X         48       X			† † † † † † † † † ° 6
45 X 44 X 45 X 47 X 47 X 47 X 48 X 48 X 48 X 48 X 48			<del>                                      </del>
44 X 45 X 46 X 48 X X 48 X X 48 X X	K EP	++++++++	
46 X 48 X X 48 X X	44 🗴	<del></del>	
47 X 48 X X X X X X X X X X X X X X X X X			++++++
- IX X X I IX X В Р Г Г Г Г Г Г Г Г Г Г Г Г Г Г Г Г Г Г	<del> </del>		
LE L		++++++	
	1/73		

GD CONTRACTOR CONTOUNION

, MAGNETIC PERIPHERALS INC. ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV

DATE PAGE 3 MEMORY PRODUCTS ENGINEERING DIVISION -PAGE REVISION STATUS pocument REV 123456 PAGE contains XX 54 IX I 55 X 57 |X |X |X | Preliminary Information subject

AA1835 1/73

MAGNETIC PERIPHERALS INC. CD CONTROL DATA CONTORATION

## ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 4

This

Document

contains Preliminary Information and

subject to change.

41

NORMANDALE OPERATIONS .

### TABLE OF CONTENTS

1.0	SCOPE	Page
		6
2.0	APPLICABLE DOCUMENTS	6
3.0	GENERAL DESCRIPTION	
4.0	ACCESSORIES	- 8
5-0	INTERFACE	10
5.1.1 5.1.2 5.1.3 5.1.4 5.1.5	Terminated Balanced Transmission System Line Transmitter Characteristics Input Amplifier {Receiver}Characteristics Terminator I/O Cables	75 77 70 70 70 70
5.2.2	Individual Lines	13 13 17 25
E.2 1.E.2 5.E.2		27 28
		29
	ILLUSTRATIONS	-10
Figure		
		2 · 12
5	Typical Read/Write Data and Clock Transmitter and Receiver	30
Ξ	Control Line Transmitter Control Line Receiver	31
4	Tab Bus I/O Interface	32
AZ	Tag Bus Decode	33 34
58	Tag Bus Decode - CMD	35
Ь 7Д	"B" Cable Interface	
78 7C	Tag and Bus Timing - SMD and MMD {Moving Heads} Tag and Bus Timing - CMD Fixed Head Tag/Bus Timing	37 38
ă Ă	Typical Read/Write Timing With Adams - Mark	PE
88	Control Timing	40

MAGNETIC PERIPHERALS INC.

## ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 5

This Document contains preliminary information and

is subject to change.

NORMANDALE OPERATIONS .

(	Figure		Page
	9 1128 128 129 139 148 158 150 150 17		Page 42 44 5 47 44 5 5 5 5 5 5 5 5 5 5 5 5 5 5
	Table 123455	Product Characteristics Cables and Terminators I/O Cable Length and Tabs Disk Packs {SMD/CMD} Maintenance Equipment Miscellaneous Hardware	7.6.5999
			**

GNÉTIC PERIPHERALS INC. @Distributions control tour

### ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE

NORMANDALE OPERATIONS -

FLAT CABLE INTERFACE SPECIFICATION FOR THE SMD. MMD. AND CMD FAMILIES

#### J-U SCOPE

This document describes the Interface requirements of the Magnetic Peripherals. Inc. SMD, MMD and CMD type disk drives. For specific product characteristics see Table 1; for additional product detail reference SMD, MMD or CMD product specifications.

#### 2.0 APPLICABLE DOCUMENTS

SPEC 64709300 - Product Specification Storage Module Drive {SMD} SPEC 64709700 - Product Specification Mini-Module Drive (MMD) SPEC 75888221 - Product Specification Cartridge Module Drive {CMD}

### 3.0 GENERAL DESCRIPTION

The Interface for all SMD, MMD and CMD devices use compatible line drivers and receivers. All Interface lines carry the same definition and timing conditions where commonality can be achieved. Some Interface lines have different timing requirements because of the basic product characteristics. The following Interface signals vary in the different products:

- A- TAG I B- TAG 2
- C- INDEX
- D. SECTOR

- E- SEEK ERROR
- F. ON CYLINDER
- G. SERVO CLOCK
- H. ZEEK END
- I- SERVO OFFSET
- J. WRITE PROTECTED

3 9

P

NORMANDALE OPERATIONS

H367D

PAGE	7	8	Spec
7			00h 22 Th 9

HODEL	PRODUCT TYPE	NO. HEADS	TRANSFER RATE	DYTES/ TRACK	BYTES/ CYLINDER	SPINDLE	CYLINDER/ DEVICE	FIXED HEAD	FIXED HEDIA	REHOVABLE HEDIA
9760/62	SHO	5 DATA 1 SERVO	9.677HHZ	20 160	100 800	41 428 800/ 82 958 400	411/823	NONE	HONE	ALL
9764/66	SHD	19 DATA 1 SERVO	9.6771112	20 160	383 040	157 429 440/ 315 241 920	411/823	NONE	NONE	ALL
9730-12/ 9730-24	HHD	2/4 DATA SERVO	9.677HHZ	20 160	40 320/ 80 640	12 902 400/ 25 804 800	320	HONE	ALL.	NONE
9730-12F/ 9730-24F	нир	2/4 DATA 48 FIXED 1 SERVO	9.677miz	20 160	40 320/ 80 640 + FIXED HDS	12 902 400/ 25 804 800 PLUS 48 FIXED HEADS	320 + 12 FIXED 110	967 680	ALL	NONE
9730-80	HHO	IO DATA I SERVO	P. 677HIIZ	20 160	100 800	82 958 400	823	NONE	ALL	NONE
9730-80F	ННО	10 DATA 1 SERVO 48 OR 96 FIXED	9.477HIIZ	20 160	100 800 + FIXED HD\$	82 958 400 PLUS 48 OR 96 FIXED HEADS	823 + \$\triangle 10/20 \triangle 5  FIXED HEADS	967 680/ 1 935 360	ALL	NONE
448-16/32	CHD	1/2 DATA 1/2 SERVO	9.677HHZ	20 160	20 160/ 40 320	16 289 280/ 32 578 560	823	NONE	O 1 6 H B	1648
118-18/61	СНВ	3/4 DATA 2 SERVO	9,677нн7	20 160	60 480/ 80 640	48 867 840/ 65 157 120	823	NONE	32HB 48HB	16HB

1.92 HB FHT OPTION HAS I HEAD IN LAST CYLINDER.

allowance for tolerance gaps. TABLE 1. PRODUCT CHARACTERISTICS

The data capacity specified is based on the number of eight-bit bytes that

are recorded on a track. 'The unsectored capacity does not include an

SPEC 64712400 CD 7 REV DATE PAGE 8

- NORMANDALE OPERATIONS -

#### 4-0 ACCESSORIES

Accessory items required, but not furnished with the device are shown in the following tables:

DESCRIPTION	QUANTITY REQUIRED	NOTE	PART NO.
"A" Cable {Controller to Device}	One per Device in star; one per multi-spindle installation in Daisy chain		775642XX
"A" Cable {Device to Device}	One less than total devices in the Daisy chain	ErSrI	775642XX
"8" Cable {Controller to Device}	One per Device	3	775643XX
Terminator	One per Device in start one per multi-spindle installation in Daisy Chain	3	75841300

- Multiple, number of cables required depends on number of units in daisy chain.
- 2. Last two digits denote length. (For cable length see Table 3.)
- In systems using the dual channel operation- twice the number of cables and terminators are required.

The above accessories are required but not included with the units; they must be purchased separately.

TABLE 2. CABLES AND TERMINATORS

PART NO.		•	C.	ABLE	LENGTH	IN	FEET			
TAB	5	F	2	IO	15	20	25	30	40	50
"A" Cable 775642XX	00	01	02	ED	04	05	05	07	O&	09
"8" Cable 775643XX	00	OI	02	03	04	05	۵Ł	07	OA	09

TABLE 3. I/O CABLE LENGTH AND TABS

SPEC 64712400 CD 7 REV DATE PAGE 9

to change

NORMANDALE OPERATIONS -

DIZK PACK	NOTE	PRODUCT DESIGNATION				
DESCRIPTION	11012	9760	9762	9764/66	9448	
Data Packs	2	9876 P/N 70439501	9877 P/N 70438001	9883-91 P/N 70430514	1204 P/N 76204000	
CE Alignment Packs	I.	874-51	877-51	883-57.	TO BE SUPPLIED P/N 76204400	

- NOTES: 1. Quantity as required for regional maintenance.
  - 2. At least one per spindle.
  - 3. MMD type product is provided with non-removeable media.

TABLE 4. DISK PACKS ESMD/CMD3

	NOTE	PART NO.
T83048 Field Exerciser	1,2,3	77449301
T8304C Field Exerciser	1,3	77449302
T8304_ Field Exerciser	1-2-4	TO BE SUPPLIED
Head Alignment Kit	ı	77440500

- NOTES: 1. Quantity as required for regional maintenance.
  - 2. Includes head alignment capability.
  - 3. Operates SMD. MMD but not CMD.
  - 4. Operates SMD, MMD and CMD.

TABLE 5- MAINTENANCE EQUIPMENT

	QUANTITY REQUIRED	NOTE	PART NO.
Logic Plug	One per drive		943724XX
Single to Dual Chan- {9764/66} nel Conversion Kit {9760/62}	One per drive		47205400 47205000
Single to Dual Channel Conversion Kit MMD	One per drive		To Be Supplied

NOTE: 1. Last two digits denote lens tab. one set {0 through l5} is provided with each SMD and CMD. MMD logic number se-lection is done by switch in logic chassis.

2. Dual channel not available in CMD.

TABLE L. MISCELLANEOUS HARDWARE

SPEC 54712400 CD 7 REV DATE PAGE 10

NORMANDALE OPERATIONS .

5.0 INTERFACE

5.1 Interface Definition

The Standard "A" cable I/O is  $\pm 0$  pin configuration. the Standard "B" cable is  $\pm 0$  pin configuration.

All input and output signals are digital, utilizing industry standard transmitters and receivers to provide a terminated, balanced, transmission system for long distances and/or noisy electrical environment.

The "A" cable is a twisted-pair, flat cable. The "B" cable is a ribbon flat-cable with ground plane and drain wire. Twisted-pair and/or ground plane shielding is utilized to minimize crosstalk and reduce inductive coupling due to discharges, as well as control impedance variations regardless of cable lay.

5.1.1 Terminated, Balanced Transmission System

Transmitters and receivers of the industry standard types 75110A and 7510A or equivalent are used to provide a terminated, balanced transmission system (see Figure 1).

5.1.2 Line Transmitter Characteristics

The device controller line transmitters (Figure 2) shall be compatible with the MPI line receiver described in 5.1.3.

1. Output Signal Levels

Control Signals - See Figure 2 Data Signals - See Figure 1.

2. Output Line Polarity

Control Signals - The MPI transmitter {Figure 2} shall be connected to the I/O line such that the output, labeled Z, shall correspond with the low order pin number of the pin assignments and in turn connect to receiver pin labeled 8, except for the unit selected line which is connected in the opposite manner.

When transmitter and receiver are connected in this manner; a logical 1 into the transmitter produces a logical 1 out of the receiver; except for the unit selected line where a logical 1 into the transmitter produces a logical 0 out of the receiver.

AA1835 1/77

SPEC 64712400 CD 7 REV DATE PAGE 11

NORMANDALS OPERATIONS

5.1.3 Input Amplifier {Receiver} Characteristics

The Device Controller input amplifier (Figure 3) is compatible with the MPI transmitter described in 5.1.2.

1. Receiver Propagation Delay

The receiver propagation delay shall typically be 17 ns in the direction of the logical  $1_{\tau}$  and 17 ns in the direction of the logical 0.

2. Receiver Input Polarity

Control Signals - The input flabeled "8"} of the receiver frigure 31 is connected to the lowest numbered pin of the pair in the cable and in turn connected to the transmitter pin labeled Z.

Data Signals - See Figure 1.

#### 5.1.4 Terminator

I- "A" Cable

A terminator resistance as shown in Figures 2 and 3 is required at the transmitter and receiver end of each transmission line of the "A" cable. This resistance is provided on the unit by the terminator assembly which must be ordered separately.

A termination resistance is required at the controller end of each line of the "A" cable except for the Open Cable Detect line. See Paragraph 5.2.2-7. No termination resistance is used on the Power Sequence lines in the "A" cable.

2. "B" Cable

A termination resistance as shown in Figure 1 is required at the receiver end of each transmission line of the "8" cable. This resistance is provided at the unit's receiver logic card.

5.1.5 I/O Cables (See Figures 15A. 15B. 15C. 15D and 16)

5-1-5-1 "A" Cable

ITEM	DESCRIPTION	MPI P/N	BERG P/N	P/N SPECTRA-STRIP
1.	Connector (60 Pos)	94361115	5:1043-007	
5 7 • 9	Contact, Insert Flat Cable (twisted-	94245603	48048	
	pair}, 30 pair, 25 AUG	95043902		3CT-6028-78-05-100

SPEC 54712400 CD 7 REV DATE PAGE 12

NORMANDALE OPERATIONS -

5.1.5.2 "A" Cable Mating Receptacle on Unit or Controller

ITEM	DESCRIPTION	MPI P/N	AMP P/N
l.a	60 pin, right angle header	94369804	3-86479-4
1.b	bU pin, vertical header	94385129	3-87227-D

#### 5.1.5.3 "B" Cable

ITEM	DESCRIPTION	MPI P/N	AMP P/N
1.a	Connector {25 pos.} Connector Pull Tab Flat Cable {25 pos.} with ground plane and drain wire.	65853402	3399-3000
.b		92004801	3490-2
2.		95028509	3476-26

5.1.5.4 "8" Cable Mating Receptacle on Unit or Controller

ITEM	DESCRIPTION	MPI P/N	AMP P/N
1.a	26 pin, right angle header	94369802	1-86479-0
I.b		94385106	1-87227-3

### 5.1.6 I/O Cable Characteristics

#### "A" Cable

Type: 30 twisted pair, flat-cable
Twists per inch: 2
Impedance: 100 ±10 ohms
Wire size: 26 AWG, 7 strands
Propagation time: 1.6 to 1.8 ns/ft
Maximum cable length: 100 ft cumulative
Voltage Rating: 300 V rms

"B" Cable fwith ground planel

Type: 25 conductor, flat cable with ground plane and drain wire Impedance: L30 ±L5 ohms £3M P/N 3475-25} Wire size: No. 25 AWG, 7 strands Propagation velocity: 1.65 ns/ft {nominal} Maximum cable length: 50 ft Voltage Rating: 300 V rms

SPEC 64712400 CD 7 REV DATE PAGE 13

NORMANDALE OPERATIONS

5.2 Signal Lines

5.2.1 Address and Control Tag Functions freceived by the unit}

Address and control functions are transferred on 10 lines. The significance of the information on these lines is indicated by one of three tag lines (see Figures 4, 5A, 5B and 6).

- 5.2.1.1 Cylinder Address (Tag 1)
  - A. SMD and MMD Moving Head

Ten bus lines {Tag l} are used to carry the cylinder address to the device. Since the device is a direct addressing device, the Controller need only place the new address on the lines and strobe the lines with Tag l {see Figure 7A}. The unit must be On Cylinder before Tag l is sent. The bus lines should be stable throughout the tag time.

B- CMD

With the CMD. Tag 2 must preceed Tag I when a valume change is made, that is, switching from fixed media to removable or removable to fixed. The correct servo head will be enabled at the trailing edge of Tag I {see Figure 78}.

C. MMD Fixed Head Tag and Bus

Transfer of cylinder and head address information is controlled by the same timing requirements as the moving head sequence which is defined in Figure 7A. Because no positioner move is involved and it would be expected that a head select would immediately follow a cylinder select, the minimum Tag/Bus timing is as shown in Figure 7C.

The fixed heads may be used to either read or write data while the moveable head positioner is in motion. The normal sequence of events would occur in the following order:

- The controller issues a cylinder select with the desired moveable head cylinder location on the buss-"On Cylinder" and "Seek End" will drop-
- The controller accesses the desired fixed head location with the appropriate cylinder select and head select signals.

AA1836 1/77

MAGNETIC PERIPHERALS INC.

### ENGINEERING SPECIFICATION

SPEC 64712400 CD ? REV DATE PAGE 14

- NORMANDALE OPERATIONS -

- 3. Conforming to the specified times for head select to read or write, the controller can read or write on the fixed head memory. The absence of "On Cylinder" and "Seek End" will not cause a "fault" in the unit when reading or writing on the fixed head shoe.
- 4. At the completion of the seek by the moveable head positioner, "On Cylinder" and "Seek End" will become true.
- S. When the read or write operation is complete on the fixed head, the controller may readdress the moveable heads by sending the appropriate cylinder select (zero track seek) and head select signals. The cylinder select command is required in order to clear the fixed head mode.

### GD & MONDARY CONTONNON

### ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 15

- NORMANDALE OPERATIONS .

5.2.1.2 Head Select {Tag 2}

SMD - This signal is the head address that will be selected by bits present on the bus lines when Tag 2 is true. The Logical/Physical Addressing relationship for the SMD is in Table 7 summarized below:

	•	•
MEDIA DATA	811/08/04	4MZ 8M 00E\02£
Data Surfaces/Device Moveable Heads/Surface Fixed Heads/Device Moveable Cylinders/Device Fixed Cylinders/Device Moveable Heads/Logical Cylinder Fixed Heads/Logical Cylinder Moveable Cylinder Addresses Fixed Cylinder Addresses	5 1 0 411/823 0 5 0 0 0-410/0-822	19 0 411/823 0 19 0 0-410/0-822

LOGICAL/PHYSICAL ADDRESSING SMD

MMD - This signal is the head address that will be selected by bits present as the bus lines when Tag 2 is true.

With the fixed head option incorporated in the MMD, the 48/95 physical fixed heads are addressed by the controller as logical cylinders. This addressing scheme allows maximum interface commonality with the moving head storage of the MMD and also with the SMD family. The logical/physical addressing relationship for these devices is summarized in Table & below:

MEDIA DATA	HHD 12 HB	MMD 24 M8	HHD 80 MB	
DATA SURFACES/DEVICE MOVEABLE HEADS/SURFACE FIXED HEADS/DEVICE HOVEABLE CYLINDERS/DEVICE FIXED CYLINDERS/DEVICE MOVEABLE HEADS/LOGICAL CYLINDER FIXED HEADS/LOGICAL CYLINDER MOVEABLE CYLINDER ADDRESSES FIXED CYLINDER ADDRESSES	1 2 48 320 12 2 4 0-319 896/907	2 2 48 320 12 4 4 0-319 896/907	5 2 48/96 823 10/20 5 5 0-822 896/905/915	2

.96 HB FIXED HEAD OPTION HAS 3 ADDRESSABLE HEADS IN CYLINDER 905.

.92 HB FIXED HEAD OPTION HAS 1 ADDRESSABLE HEADS IN CYLINDER 915.

Lans PC t

MAGNETIC PERIPHERALS INC.

### ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 16

NORMANDALE OPERATIONS

CMD - In the CMD this tag transmits head and volume address bits on the bus lines to the device {Figure 5B}. This command must be followed by a valid seek command {Tag l} if the selected volume is different than the previously selected volume, since a volume change is not executed until the next valid cylinder address code; see table;

29*	55	5,	20	BUZ BITZ
0	0 -	0	0	HD No. O REM
Ţ	0	0	Ji	HD No. 1 FXD
l,	0	1	0	HD No. 2 FXD
1.	G	0	Q	HD No. O FXD
l	0	1	1	HD No. 3 FXD
1	l	0	0	HD No. 4 FXD

TAG 2 BUS DECODE FOR CMD

\* This bit is volume address which is stored in a bistable within the 9448 drive. The stored volume address and "TAG L" result in a volume select if the cylinder address is valid.

The Logical/Physical Addressing relationship for the CMD is summarized below:

							and the second	Ŋ
MEDIA DATA	בורט : בורט :	CND BN SE	CMD 8M 6P	CMD :				를
Data Surfaces/Device	1	2	3	ų	]			10
Moveable Heads/Surface	3	1	1	2	}			1,.
Fixed Heads/Device	0			0	1	I		10
Moveable Cylinders/Device	ESA	ESA	1823	823	1	1	1 .	10
Fixed Cylinders/Device	0	a	i a	0		1		
Moveable Heads/Logical Cylinder	1	2	3	' <b>1</b> 4		i		13
Fixed Heads/Logical Cylinder				α		1		Q.
Moveable Cylinder Addresses	0-822	0-955	0-822	0-955	1			1
Fixed Cylinder Addresses	-	-	-	<b>-</b>	1	l	l	10

M3708

LOGICAL/PHYSICAL ADDRESSING CMD

SPEC 64712400 CD REV DATE PAGE 17

0

t/t

ect

NORMANDALE OPERATIONS

5.2.1.3 Control Select {Tag 3}

This signal acts as an enable and must be true for the control operation.

Write Gate {Bit 0}

The Write Gate line enables the write driver (Figure SA and 58). See Figures 8A and 88 for typical Write Gate Timing require-

Read Gate (Bit 1)

Enabling of the Read Gate (Figure SA and SB) enables digital rea data on the transmission lines. The leading edge of Read Gate triggers the read chain to synchronize on an all zeros pattern. (See Figures &A and &B for typical Read Gate Timing.)

Servo Offset Plus (Bit 2) Ξ.

> SMD/CMD - When this signal is true, the actuator is offset from the nominal On Cylinder position towards the spindle. {See Figure 7A/7B for timing. 1 When dropping Offset Plus. a 4 ms delay is required before a Read or Write is initiated. When servo is in an offset mode, no write operation should be attempted.

MMD - When this signal is true, no physical movement of the heads is performed in the drive- used only to meet timing requirements of SMD Drive Family. (See Figure 7A for timing.)

CMD only = If Write Gate is brought up when offset is active. the Fault line will become true. Fault will go false when offset is cleared or Write Gate is dropped.

Servo Offset Minus {Bit 3}

SMD/CMD - When this signal is true, the actuator is offset from the nominal On Cylinder position away from the spindle. {See Figure 7A/7B for timing. > When dropping Offset Minus, a 4 ms delay is required before a Read or Write is initiated. When servo is in an offset mode, no write operation should be attempted

MMD - When this signal is true, no physical movement of the heads is performed in the drive. Used only to meet timing requirements of SMD Drive Family. (See Figure 7A for timing.)

CND only - If Write Gate is brought up when offset is activethe Fault line will become true. Fault will go false when offset is cleared or Write Gate is dropped.

EN

## ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 18

Subj

change

- NORMANDALE OPERATIONS -

5. Fault Clear {Bit 4}

A pulse- 100 ns minimum- sent to the Device will clear the fault flip-flop if the fault condition no longer exists.

b. AM Enable (Bit 5) (See Note)

The AM {Address Mark} Enable line; in conjunction with Write Gate or Read Gate; allows the writing or recovering of Address Marks {Figure BA}. When AM Enable is true while Write Gate is true; the writer stops toggling and erases the data; creating an Address Mark. Write Fault detection in the unit is inhibited during writing of an Address Mark.

When AM Enable is true while Read Gate is true, an analog voltage comparator detects the absence of read signal. If the duration of the erased area is greater than Lb bits, an Address Mark Found signal will be issued.

NOTE: If Address Mark is not used. Bit 5 must be held to a logical 0 during Control Select functions.

7. RTZ (Bit 6)

A pulse- 250 ns minimum- 1.0 ms maximum- sent to the device will cause the actuator to seek track 0. reset the Head Register- select the cartridge volume {CMD only}- and clear the Seek Error flip flop.

This seek is significantly longer than a normal seek to track  $\mathbb{G}_7$  and should only be used for recalibration, not data acquisition.

A. Data Strobe Early (Bit 7)

When this line is true, the Device PLO Data Separator will strobe the data at a time earlier than nominal. Normal strobe timing will be returned when the line is false.

9. Data Strobe Late (Bit 8)

When this line is true, the Device PLO Data Separator will strobe the data at a time later than nominal. Normal strobe timing will be returned when the line is false.

NOTE: The Data Strobe signals are intended to be an aid in recovering marginal data. The data strobe position returns to nominal when the respective signals go false.

SPEC 64712400 CD 7 REV DATE PAGE 19

NORMANDALE OPERATIONS .

10. Release (Bit 9) (Dual Channel Only)

Enabling this line will release Channel Reserve and Channel Priority Select Reserve in the device, making alternate channel access possible after selection by the other channel ceases. If the unit is desired to function with "Reserved Timer" feature, release will occur 500 ms (nominal) following the deselection of the device. If a longer or shorter time is desired, the timer may be customer altered by changing a resistor and capacitor to obtain delays from 500 ns to 10 seconds. Enabling Release will always clear Reserve and allow alternate channel access independent of the Reserve Timer feature. The Reserve Timer is enabled by means of a switch in the logic chassis. Inhibiting the Reserve Timer causes the device to stay Reserved until specifically released by the operating channel. A unit is Reserved immediately upon selection, but may be released any time after 500 ns following selection. By means of a switch in the logic chassis, it is also possible to absolutely reserve a device to one or the other channels.

### 5.2.1.4 Unit Select

Priority Select {Bit 9} {Dual Channel Only}

When this line is true, the unit will be unconditionally selected and absolutely reserved by the respective channel providing both channels are enabled and a priority select condition does not exist on the opposite channel. Once the Priority Select function has been performed the respective channel has exclusive access to the drive. The opposite channel can gain access only after a release function has been performed on the selected channel (see 5.2.1.3-10). For timing see Figure 9. Following a priority select on one channel all interface signals are inhibited on the opposite channel including "Unit Selected" and Busy".

### 5.2.2 Individual Lines

### 1. Sector Mark

#### A- SMD/MMD

The sector mark is derived from the servo track. Timing integrity is maintained throughout seek operations [see Figure 10]. The number of sectors per revolution is switch selectable and is determined by counting dibits/sector clocks. The switches are located on a card within the logic chassis. Each switch represents a fixed number of dibits/sector clocks when closed.

subject to change

Document contains preliminary Information and

is subject

to change

## ENGINEERING SPECIFICATION

NORMANDALE OPERATIONS -

Switch: 0 ŀ 5 9 IO ll No. of dibits/ lμ **SE** 256 64 12A 512 1024 sector clocks: 2048

To calculate the proper switch positions for the number of sectors desired, use the following formula:

Example for a sectors:  $\frac{13}{a}$  440 = 1580

close switch 10 = 1024 9 = 512 7 = 128 9 = 8 2 = 4 1 = 2

1680 dibits or sector clocks/sector

Each dibit or sector clock {80b kHz clock} is equivalent to 12 data bits.

#### B. CMD

The sector pulse is derived from the servo track. Timing integrity is retained when Ready is active, and throughout seek operations in which no volume change is effected. There are 63 sector pulses available per revolution (see Figure 17). When combined with index in the controller, this divides the tracks into 64 even length sectors. Other sector counts are available by changing the sector switches whose binary weight indicates the number of sectors desired.

NOTE: The sector pulses will be inhibited upon receiving the Cylinder Tag associated with a volume change until the detection of the first index of the new volume (see Figure 17).

NOTE: Not all sector counts are even length. For example, a 50 sector option would allow 50 even length sectors with an odd length sector at the end. The following even length sector counts are available: 4, 5, 6, 7, 6, 10, 12, 14, 15, 16, 20, 21, 24, 26, 30, 32, 33, 40, 42, 46, 56, 60, 64, 70, 60, 64, 76, 105, 112, 120, and 128.

SPEC 64712400 CD REV DATE PAGE 21

This

Document

contains

Preliminary

Information and

W

subject to change

NORMANDALE OPERATIONS.

#### 2. Fault

When this line is true, a fault condition exists in the device. The following types of faults may be detected by the device: DC Voltage Fault, Head Select Fault, Write Fault, Write or Read while Off Cylinder, and Write Gate during a Read operation. A fault condition will immediately inhibit the writer to prevent data destruction. The DC Voltage Fault indicates a below normal voltage from the positive or negative power supplies. The Head Select Fault indicates that more than one head is selected. The Write Fault indicates low for the absence of} write current or the absence of write data.

This line may be cleared by Control Select, or Fault Clear on the Operator Panel, or Master Fault Clear on the Fault card fproviding the fault no longer exists}. Faults are also stored in individual flip flops as a maintenance aid, and may be cleared only by powering down dc power or clearing the fault by means of the switch on the fault card. The stored maintenance aid has no effect on unit operation.

CMD - For fault summary, see paragraph 7.2 in Product Seek Error

### з.

When this line is true; a Seek Error has occurred. may only be cleared by performing an RTZ. This signal indicates that the unit was unable to complete a move within 500 ms. fexcept MMD) or that the carriage has moved to a position outside the recording field or received an illegal track address. A Return-to-Zero Seek Command will clear the Seek Error conditionreturn the heads to cylinder zero; and enable an On Cylinder

SMD - If an address greater than 823 tracks (411 tracks for 9760/9764} is addressed, the Seek Error signal will go true within 100 ns of the Cylinder Select Tag, and the carriage movement is inhibited to one track or less.

MMD - 12 and 24 megabyte versions will not decode a Seek Error for an illegal track address until the positioner move the heads into a guard band area. This requires approximately 65 ms under worst case conditions. There is no seek error status for cylinders beyond the designated fixed head cylinders.

The BO megabyte version will decode a Seek Error for an illegal track address of 823 to 895 for the moving head portion. A seek error will also be decode at cylinder 916 and above for fixed heads. The device will not decode a Seek Error in units without fixed heads or units with only one fixed head shoe {48 heads} if the designated fixed head cylinders are addressed.

### GD CONTROL ENTA CORPORATION

## ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 22

NORMANDALE OPERATIONS

CMD - If an address greater than 823 tracks is addressed. the Seek Error signal will go true within150 µs maximum of the Cylinder Select Tag. Carriage movement is inhibited.

#### On Cylinder

This status indicates the servo has positioned the heads over a track. The status is cleared with any seek instruction causing carriage movement, or a zero-track seek. A carriage offset will result in loss of On Cylinder for a period of 2.75 ms {nominal} for all devices.

SMD - For a zero track seek. On Cylinder drops for 30 µs {nominal} {see Figure 7A for timing}.

MMD - For a zero track seek. On Cylinder drops for 30 µs Inominall. For a seek to fixed head cylinders, On Cylinder drops for 5 µs maximum (see Figures 7A and 7C for Timing).

CMD - For a zero track seek on the same volume, On Cylinder drops for 150 µs maximum. For a zero track seek with a volume change, On Cylinder drop for 4 ms maximum {see Figure 78 for Timing}.

#### 5. Index

This signal occurs once per revolution, and its leading edge is considered the leading edge of the Sector Zerotypically 2.5 µs (see Figure 10). Timing integrity is retained throughout seek operations for all devices.

CMD - Index will become invalid when a volume change is made. Index will remain invalid until the new servo head is selected and Index is properly decoded on the new volume. Index signal to the controller is gated off during a volume change. If volume switch occurs within an Index Time, the pulse will not be gated off, it will be allowed its full time out. Upon changing volumes the first index from the newly addressed volume may occur in an interval of from 250 µs to 17.3 ms after the volume change is initiated.

#### Unit Ready **L** •

When true, and the device is selected, this line indicates that the device is up to speed. The heads are positioned over the recording tracks, and no fault condition exists within the device.

contains preliminary Information Ŋ subject to change

SPEC 64712400 CD 7 REV DATE PAGE 23

NORMANDALE OPERATIONS

### 7. Open Cable Detector

The open cable detect circuit (see Figure 3) disables the interface in the event that the "A" interface cable is disconnected or controller power is lost.

It is recommended that the controller circuitry have sufficient voltage margins and interlocks to prevent operation on the drive before the controller in Ready or prior to impending controller power failure. Relay logic and passive terminations sometimes aid this requirement. If 75110A transmitters are used to drive the Open Cable Detect line from the controller, two transmitters should be paralleled, and no 56 ohm termination resistance to ground should be used at the controller end.

### 8. Unit Select Tag

This signal gates the desired logic number into the logic number compare circuit. The unit will be selected internally LOG ns {maximum} after leading edge of this signal. For timing see Figure 11. Note that this function must be edge triggered.

In Dual-Channel units, Unit Select Tag also forces the device to be reserved to that channel, providing selection occurs. The reserve will not be cancelled unless by release command. Reserve Timer or dc power-down/power-up. If Bus Bit 9 and the desired logic number is present with Unit Select Tag, a Priority Select will be performed, refer to paragraph 5.2.1.4. The unit will be selected internally 600 ns {maximum} after leading edge of Unit Select Tag. For timing see Figure 11. If both controllers request access simultaneously, Channel A will be granted priority.

9. Unit Select  $\{z^0, z^1, z^2 \text{ and } z^3\}$ 

These four lines are binary coded to select the logical number of L of Lb devices. The unit number (0 through LS) is selectable by means of switches located on a card in the logic chassis (MMD) or on a logic plug on the unit's operator panel (SMD) and CMD).

### 10. Address Mark Found

Address Mark Found is a pulse which is sent to the controller following recognition of at least 16 missing transitions and the first zero of the zeros pattern.

Document contains preliminary Information and ı. subject to change

This

MAGNETIC PERIPHERALS INC.

### ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 24

NORMANDALE OPERATIONS -

The controller must drop the Address Mark Enable line {Bit 5} upon receiving Address Mark Found {AMF} and valid data will be presented on the I/O lines following the AMF pulse. Upon sensing the dropping of Address Mark Enable line: the Address Mark Found pulse will be reset within &.O µs maximum {see Figure &}.

NOTE:

Under certain conditions it is possible that the MMD could issue a false Address Mark Found signal during an address mark search operation. This would occur if a media flaw existed which simulated the electrical characteristics of an address mark fat least 16 missing transitions followed by a zero.

It is recommended provisions be made in system hardware or software to allow recovery from, or avoid the possibility of detecting false AMF signals.

### 11. Unit Selected

When the four Unit Select bit lines compare with the settings of the Unit Select switches in the logic chassis, and when the leading edge of Unit Select tag is received, the Unit Selected line becomes true and is transmitted to the controller on the "8" cable (see Figure 11). Multiple Unit Selected responses on a daisy-chain system indicate duplicate switch settings have been used.

#### 12. Write Protected

Enabling the Write Protect function inhibits the writer under all conditions, illuminates a LED located on logic cards in MMD and on the operator panel in SMD and CMD, and sends a Write Protected signal to the controller. Attempting to write while protected will cause a fault to be issued. The Write Protect function is enabled by a switch located on a card in the logic chassis on the MMD and by a switch or switches on the operator panel on the SMD and CMD.

CMD only — When this line is true, it indicates that the 9448 is write protected. This signal will occur during maintenance when Head Alignment is being performed, during fault conditions that inhibit the writer, or when write protection is desired on the 9448 by depressing either of the PROTECT switches. If Write Gate becomes true when the drive is write protected on the selected volume, then the Fault Line will become true. The write protected condition can be cleared by depressing the appropriate PROTECT switch or by clearing the causing condition as appropriate.

MAGNETIC PERIPHERALS INC.

ENGINEERING SPECIFICATION

SPEC	64712400 7
REV	
DATE	•
DACE	7 =

NORMANDALE OPERATIONS

#### 13. Seek End

Seek End is the combination of ON CYLINDER or SEEK ERROR indicating that a seek operation has terminated.

SMD - For a zero track seek, Seek End drops for 30 µs. nominal (see Figure 7A for Timing).

mnD - For a zero track seek. Seek End drops for 30 μs nominal. For a seek to fixed head cylinders. Seek End drops for 5 μs maximum (see Figures 7A and 7C for Timing).

CMD - For a zero track seek on the same volume. Seek End drops for 150 µs nominal. For a zero track seek with a volume change. Seek End drops for 4 ms maximum (see Figure 7B for Timing). If a cylinder address greater than 622 has been selected fillegal cylinder address). Seek End will go false for approximately 150 µs.

In Dual Channel Drives the Seek End Signal sent to the unselected channel will normally be a constant one. However, if while the Drive is selected on a channel, and the opposite channel receives a select, this action will be noted by circuitry within the Drive. Then, when the selected channels Select and Reserve Latches are cleared, the Seek End signal sent to the waiting channel will go to a zero for 30 µs.

14. Power Sequencing (see Figures 12A, 12B, 12C and 12D)

Power Sequencing requires ac power on START switch on and REMOTE START switch fswitch selectable in devicel in the Remote position. Applying ground to the Pick and Hold lines will cause the first device in sequence to power up. Once this device is up to speed, the Pick signal is transferred to the next active device and repeated until all active devices are powered up. Individual devices may be started and stopped once power sequencing is completed.

A power failure necessitates a new power up sequence.

When in Local Start mode, each device is independently operated by its respective START switch.

In the Remote Mode, a Pick or Hold is considered to be present from the Controller when a ground is present on "A" cable Pin 29 for Pick and Pin 59 for Hold.

AA1838 1/77

Document contains Preliminary Information sub

SPEC 64712400 CD 7 REV DATE PAGE 26

- NORMANDALE OPERATIONS -

15. Busy (Dual Channel Only)

If the device is already reserved and/or selected, a Busy signal will be issued to the "A" cable and unit selected will be issued on the "B" cable to the channel attempting the select. This busy signal will be issued from the device at its I/O connector within 600 ns following the selection attempt, and will remain at this status until Unit Select tag is dropped or the unit is no longer busy. Unit Select should be used to enable Busy in the Controller (see Figure LI for Timing).

NOTE: The CMD has no Dual Channel option.

5.2.3 Data and Clock Lines (Figure 13)

1. Write Data

This line carries data which is to be recorded on the disk

2. Servo Clock

The servo clock is a phase-locked 9.677 MHz clock generated from the servo track quadbits on the MMD, and dibits on the SMD and CMD. This phase-locked clock (Figure 13) is used to generate write data. Servo clock is available at all times fnot gated with Unit Selectl. For CMD, servo clock is rephased at a volume change (see Figure 17).

3. Read Data

This line transmits the recovered data in the NRZ form (see Figure 13) data.

4. Read Clock

The Read Clock defines the beginning of a data cell. It is an internally derived clock signal and is synchronous with the detected data as specified in Figure 13. This signal is transmitted continuously, and is in phase sync within 9  $\mu s$  after Read Gate.

5. Write Clock

This line transmits the Write Clock signal which must be synchronized to the NRZ data as illustrated in Figure 13. The Write Clock is the Servo Clock retransmitted to the device during a write operation. The Write Clock need not be transmitted continuously, but must be transmitted at least 250 ns prior to Write Enable.

SPEC 64712400 CD 7 REV DATE PAGE 27

(A)

7

conta

ins

þre

liminary informat

noi

and

W

subject

to

NORMANDALE CPERATIONS

5.3 Data Format and Data Control Timing .

The Record Format on the disk is under control of the controller. The index and sector pulses are available for use by the controller to indicate the beginning of a track or sector. Suggested formats for fixed and variable sector data records are shown in Figures 14A and 14B.

Some hardware-oriented constraints must be recognized when designing a format. The following is a list of those format parameters:

L. Read Initialization Time

Between the deselection of one head and the selection of another head, there is a 5.0 µs delay within the device due to circuit characteristics. The time from the initiation of a head change until data can be read with a selected head without error, is 24.0 µs, maximum {5.0 µs for head selection, and 10 µs for read amplifier stabilization and 9.0 µs for phase lock synchronization}.

2. Write-To-Read Recovery Time

Assuming head selection is stabilized, the time lapse before read gate can be enabled after switching the write gate off is LO  $\mu s_{7}$  minimum.

3. Read-To-Write Recovery Time

Assuming head selection is stabilized, the time lapse from dropping read gate to enabling write gate shall be 0.3  $\mu s_7$  minimum (see Figures 8A and 88).

4. Beginning-of-Record Tolerance (See notes on Figures 14A and 148)

This tolerance must be provided to allow for worst case conditions of head skew and circuit tolerances.

This gap must be written with a minimum of 16 bytes of zeros.

5. Read PLO Synchronization

The synchronization time needed to allow the phase-locked oscillator to synchronize is  $\vec{\tau}$   $\mu s$  of zeros.

5. Sync Pattern

The Sync Pattern consists of "one" bits indicating the beginning of the address or data area fone "one" bit is the minimum required.

MAGNETIC PERIPHERALS INC. @Danisor over concernon

## ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 28

'n

Intormation

na

S

subject

to change

NORMANDALE OPERATIONS -

Write Driver Turn On 7.

> The Write Driver Turn On time is about 0.8 µs or one byte. This time has to be accounted for in order to know where possible splice areas are located.

End-of-Record Tolerance (See notes on Figures 14A and 148) 8.

This tolerance is an eight byte pad of zeros which eliminates the possibility of destroying the end of a record written with a late displacement head.

#### Write Format Procedure 5.3.1

Provisions must be made within the Controller to format the disk. The following procedure is recommended for fixed sector formats:

### PROCEDURE

- Select desired unit; cylinder; volume {CMD only}; head and
- The Controller must provide a S µs minimum delay between selecting a head and initiating a search for leading edge of sector. This delay will ensure that the unit will be ready to write when the sector leading edge is detected.
- Search for leading edge of desired sector.
- Detect leading edge of selected sector.
- Immediately bring up Write Gate and start writing zeros.
- Write all zeros for head scatter and PLO sync areas {27 bytes}.
- Write a sync pattern, the address, and the address checkword.
- ē. Write all zeros for write splice gap and PLO sync field 112 bytes).
- Write a sync pattern, the data field, the two byte data field checkword, and the one byte pad. The data field should preferably be a worst case pattern.
- Lo. The end tolerance gap is the only part of the format where there may be erased areas with no write data. If erased areas occur in Gap 2 there may be problems in recovering the data following this gap. It is preferable to write zeros to , the next sector pulse.
- If the next sector of the same track is to be formatted and the head is not deselected, the Write Gate may be left on. In this case, the Controller should write all zeros in the tolerance gap.

MAGNETIC PERIPHERALS INC.

## ENGINEERING SPECIFICATION

SPEC 64712400 -CD 7 REV DATE PAGE 29

NORMANDALE OPERATIONS

### 5.3.2 Control Timing (Figure 8A or 88)

#### 1. Read

The control line associated with a read command is the Read Gate line.

The leading edge of Read Gate forces the phase locked oscillator to synchronize on an all zeros pattern. Read Gate also enables the output of the data separator onto the I/O lines after a lock-to-data internal time out. Read Gate must be dropped and raised again after going through a splice area. Read Gate may be enabled 60 ±4 clock counts after the leading edge of index or sector.

The sync pattern search may begin && servo clock counts after the leading edge of Read Gate, or after the trailing edge of Address Mark Found.

Head switching and read amplifier stabilization (see Figure &A or &B) shows the latest acceptable time at which a head can be selected in order to read the next successive sector (with the format described in 5.3).

Data I/O lines may not have valid data until 9  $\mu s$  from leading edge of Read Gate, due to phase lock synchronizing time. Ensure that there will be no splice area after Read Gate is brought up.

### 2. Write Data Field

The control line associated with a Write operation is Write Gate.

The sector address must always be read and verified prior to writing the data field, except while formatting.

Writing the data field must always be precaded by writing the PLO sync field and sync pattern.

The Controller must provide a three bit internal delay fapproximately (1.3 µs) between the trailing edge of the Read Gate signal and the leading edge of the Write Gate signal fsee Figure 8A or 8B). This delay will allow for signal propagation tolerances and prevent a possible overlap of the Read and Write Gate in the unit.

Writing the data field must always be followed by writing the checkword and at least an eight bit pad at the end of the checkword.

During formatting. Write Gate is raised immediately upon sensing index or sector. During a record update. Write Gate is raised within two bits of the last bit of an address. but no closer than 1 bit.

AA1836 1/77


GD CONTROL DATA CONTORATION


# ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 30

3127A

NORMANDALE OPERATIONS





CARLE SHALL RE FLAT CLALE WITH CHARACTERISTIC IMPERANCE 130 213 GHRS, COC P/N 77564300 OR EQUIVALENT.

FOR LOGIC LEYELS AND TRUTH TABLE, SEE FIGURES 1, 2 AND 2.

TERMINATOR RESISTORS ARE LOCATED ON DRIVE LOGIC CARD OR IN CONTROLLER.
THERE SIGNALS MUST BE STAR CABLED.

FIGURE 1. TYPICAL READ/WRITE DATA AND CLOCK TRANSMITTER AND RECEIVER

SPEC 64712400 CD 7 REV DATE PAGE 31

Document contains

Informa

tion

and


Ŋ.

subject

Co

change

NORMANDALE OPERATIONS -



Ÿ	Z
H	1
н	$ \Delta $
L	н
L.	н
H	L
	L L

TRUTH TABLE

31054

#### NOTES:

OUTPUT LEVELS - L - MOST MEGATIVE LEVEL H - LEAST MEGATIVE LEVEL

2. DIPUT LEVELS = N = HOST POSITIVE LEVEL L = LEAST POSITIVE LEVEL

THIS IS AN INDETERMINATE INSTRUCTION WHEN SENSED BY AN ACTIVE (SELECTED) RECEIVER.

VOLTAGE RANGE INCLUDES TRANSHITTER OUTPUT SWING IN LOW STATE OF 11 23 MA, AND TERMINATING RESISTOR RANGE OF 56 25% CHMS.


TENHINATING RESISTORS ARE REQUIRED ON ALL "A" CABLE TRANSHITTERS. TRANSMITTERS IN THE DRIVE ARE TERMINATED BY THE TERMINATOR ASSEMBLY. REFER TO SINGLE AND DRUL CHANGE INTERFACE ILLUSTRATION, AND THE TERMINATOR PARAGRAPH.

A SECTIVER DAVIS A UND 8 ARE CONNECTED TO TRANSMITTER OUTPUTS Y NO Z RESPECTIVELY.

FIGURE 2. CONTROL LINE TRANSMITTER

SPEC 64712400 CD REV DATE PAGE 32

NORMANDALE OPERATIONS -



51048

000

and

subject

- 20K CHA RESISTORS ARE TYPICAL VALUES.
- ALL VALUES IN CHMS UNLESS INDICATED OTHERWISE.
- A BIAS NETWORK SHOULD SE USED TO PREVENT FALSE STATUS OR INTERRUPT CONDITIONS WHEN DRIVE POWER IS OFF AT CONTROLLER END OF UNIT SELECTED AND SEEK END SIGNALS.
- TERMINATING RESISTORS ARE LOCATED:

  A. ON LOGIC CARD FOR "9" CABLE LINES.

  B. IN SEPARATE TERMINATOR ASSEMBLY FOR "A" CABLE.
- SEE E.2.2.7 FOR DESCRIPTION OF OPEN CARLE DETECT STONAL

DIFFERENTIAL	THEFT	QUTPUT	
DIPUTS	GI	G2	1
VA-V8 ≥ 25=+	LorH	LorH	
YA-VE  <25	Loż H L H	L Ler H H	H H IND.
Y8-VA ≥ 25=v	L of H L H	L L or H H	H

LINE RECEIVER TRUTH TABLE

SPEC 64712400 CD 7 REV DATE PAGE 33

NORMANDALE OPERATIONS .

CONTROLLER	•	"A" ÇABLE		Antion
•		•	LO, HI	DRIVE
•	UNIT SELECT TAG		22, 52	
•	UNIT SELECT 20		. 23, 53	7
•	UNIT SELECT 2		24, 54	
	UNIT SELECT 22		26, 56	7
	UNIT SELECT 23		27, 57	
	TAG 1	A	1, 31	4
	TAG 2	A		<b>-</b>
	TAG 3	A	2, 32	>
	SIT O	A	3, 33	*
	BIT 1	A	4, 34	
	BIT 2		5, 35	
•		<u>A</u>	6, 36	
0-1	BIT 3	<u> </u>	7, 37	
	BIT 4	$\triangle$	8, 38	
	817 5	▲	9, 39	1
•	BIT 6	A	10, 40	
	BIT 7	A	. 11, 41	
	BIT 8	A	12, 42	*
•	BIT 9.	A	13, 43	
	OPEN CABLE DETECTOR			×
	INDEX	A	14, 44	
•	SECTOR .	A	13, 48	
	FAULT	<u> </u>	25, 55	
	SEEK ERROR		15, 45	
•		<u>A</u>	16, 46	•
	ON CYLINDER	<u> </u>	17, 47	
	UNIT READY	<u>A</u>	19, 49	•
	ADDRESS HARK FOUND	A	20, 50	
	WRITE PROTECTED	<u>A</u>	23, 58	
	POWER SEQUENCE PICK		29	7
·	POWER SEQUENCE HOLD		59	ONE THISTED PAIR
<i>(</i> 1)	BUSY	A	A 21, 51	٠
	NOT USED (SPARE)		30, 60	
			00, 00	

NOTE: 60 POSITION 28 ANG, 30 PAIR, TWISTED\_STRAIGHT FLAT CABL MAXIMUM LENGTH = 100 FT

A DUAL CHANNEL UNITS ONLY.

A GATED BY UNIT SELECTED.

FIGURE 4. TAB BUS I/O INTERFACE

GD complained conduction

# ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 34

normandale operations .

S 1 N INDER	TAG 2 IN HEAD	E DAT	UNIT
NDER ESS	UEIR		SELECT
	SELECT	CONTROL SELECT	
	s <sub>ū</sub>	Write	
		Gate	
=	5,	Read Gate	
	55	Servo	*
***   1. *	Es		
		Offset Minus	
	24	Fault	•
	-	Clear	
		AM Enable	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)
	-		
		RIZ	
		Data Strobe Familia	
		- 1	. *
)(		Strobe Late	= \
ŀ			Priority
		5 2 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Read Gate  2 Read Gate  2 Servo Offset Plus  2 Servo Offset Minus  4 Fault Clear  AM Enable  RTZ

DUAL CHANNEL ONLY

SEE FIGURE 58.

SPEC 64712400 CD 7 REV DATE PAGE 35

NORMANDALE OPERATIONS .

T	7	,	
	TAG L	TAG 2	E DAT
BUZ	CYLINDER ADDRESS	HEAD/VOLUME	CONTROL
			ZELECT
BIT O	50	50	- WRITE
	,,,, v.		GATE
	_7.	7 8	J
1	5 <sub>T</sub>	$s_\mathtt{I}$	READ
			GATE
2	22	22	
			SERVO OFFSET PLUS
	7	*	A11251 PERZ
3	E <sub>S</sub>		SERVO
			OFFSET MINUS
ц	24		
10	1	•	FAULT
	_		CLEAR
5	25		AM
	- 4	•	ENABLE
Ь	26		
	3		RTZ.
7	2 <sup>7</sup>		D.T.
			DATA STROBE EARLY
	_8	*	THE LANGE
A	sa	0	DATA
		_	STROBE LATE
9	29	2 F 2	


 $\triangle$ 

THIS BIT IS VOLUME ADDRESS WHICH IS STORED IN A BISTABLE WITHIN THE 9448 DRIVE. THE STORED VOLUME ADDRESS AND "TAG I" RESULT IN A VOLUME SELECT IF THE CYLINDER ADDRESS IS VALID. IREFER TO FLOW CHART FOR TIMING. > A ZERO DENOTES THE REMOVEABLE CARTRIDGE AND A ONE DENOTES THE FIXED DISKS.

FIGURE 5B. TAG BUS DECODE - CMD

SPEC 64712400 CD 7 REV DATE PAGE 36

NORMANDALE OPERATIONS ..



NOTES: 1. 26 CONDUCTOR FLAT CABLE. MAXIMUM LENGTH - 50 FT.

2. NO SIGNALS GATED BY UNIT SELECTED.

1880


FIGURE L. "B" CABLE INTERFACE

AA1836 1/77

#### ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 37

ţa




SPEC 64732400 CD 7 REV DATE PAGE 38

(J

subject

Co

change




#### ENGINEERING SPECIFICATION

SPEC 64712400 CD ? REV DATE PAGE 39

ject

change

- NORMANDALE OPERATIONS -



NOTES:

TIMING SHOWN IS AT THE INPUT TO THE TRANSMITTER.

CYLINDER ADDRESSES 896-907 FOR FIXED HEAD (12 AND 24 MB).
CYLINDER ADDRESSES 896/905/915 FOR FIXED HEAD (80 MB).

A HEAD ADDRESSES 0 - 4 FOR FIXED HEAD.

- 4. TAG 1 and TAG 2 MAY BE ISSUED IN EITHER ORDER PROVIDING 1.0 µS MINIMUM TIMING IS ALLOWED BETWEEN COMMANOS.
- 5. HEAD SELECT MUST BE REISSUED WHEN SWITCHING BETWEEN FIXED AND HOVEABLE STORAGE.

FIGURE 7C. FIXED HEAD TAG/BUS TIMING - MMD

SPEC 64712400
CD 7
REV
DATE
PAGE 40

NORMANDALE OPERATIONS




FIGURE BA. TYPICAL READ/WRITE TIMING WITH ADDRESS MARK

@Dansanda


#### ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 41

W

subject

change






FIGURE 88. CONTROL TIMING

.3 ps Rin <del>|a-p|-</del>

SPECIFICATION





FIGURE 9. SAMPLE PRIORITY SELECT TIMING

This Document contains preliminary information and is subject to change.


SPEC 64712400 CD 7 REV DATE PAGE 43




SPEC 64712400 CD 7 REV DATE PAGE 44

S


subject to change




SPEC 64712400 CD 7 REV DATE PAGE 45



SPEC 64712400 CD 7 REV DATE PAGE 46



SPEC 64712400 CD 7 REV DATE PAGE 47



#### ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 48

NORMANDALE OPERATIONS -





FIGURE 12D. SEQUENCE POWER LINES - CMD

SPEC 64712400 CD **REV** DATE PAGE 49

NORMANDALE OPERATIONS




NOTES:

ALL TIMES IN NS.

SIMILAR PERIOD SYMMETRY SHALL BE #2 NS. AT I/O CONNECTOR IN DRIVE, SPEED VARIATION TOLERANCE SHALL BE #5%, #4% OF PERIOD WHICH INCLUDES SPINDLE SPEED TOLERANCE AND DIBIT DROPOUT WHILE CARRIAGE IS MOVING.

AT I/O CONNECTOR IN CONTROLLER.



ALL TIMES IN NS ..


W384A

NEGATIVE EDGE OF CLOCK PRECEDES SIGNIFICANT EDGE OF DATA AT I/O

#### ENGINEERING SPECIFICATION

SPEC 54712400 CD 7 REV DATE PAGE 50

NORMANDALE OPERATIONS



T1 - TIME BETWEIN LEADING EDGE OF INDEX/SECTOR AND READ GATE IS 8 SYTES. A SPLICE POINT MAY EXIST WITHIN THIS AREA.

1-152.10

contains preliminary

subject

change

EXAMPLE NO. To WHAT IS DATA FIELD LENGTH USING 64 SECTORS?

DATA FIRED . TOTAL SYTES/TRACK - (STING FIELDS, TOLERANCE GAPS, AND ACCRESS)

DATA FIELD = 20 140 -59 - 254 STTES SECTOR


DATA - 256 BYTES/SECTOR

\$ EFFICIENCY = 256 X 64 X100 . 81%

THESE AREAS ARE EXAMPLES ONLY AND MAY BE STRUCTURED TO SULT INDIVIDUAL CUSTOMER REQUIREMENTS.

SPEC 54712400 CD 7 REV DATE PAGE 51

NORMANDALE OPERATIONS .



TI . THE SETNEEN LEADING EDGE OF THOSE AND READ GATE IS 8 STTES. A SPLICE POINT MAY EXIST MITHEN THIS AREA.

813Æ

EXAMPLE NO. To WHAT IS DATA FIELD LENGTH USING 64 SECTORS?

DATA FIELD . TOTAL SYTES/TRACK \_MECHANICAL TOLERANCES \_ (SYNC FIELDS AND ACCRESS)

DATA FIRED = 20 140 TRACK \_24 TRACK \_39 SECTOR = 275 SECTOR |

\$ UTTCIDICT . 275 1-64 1100 . 175

EMMPLE NO. Is MAY IS MINSER OF SECTORS USING 256 CATA BYTES?

H SECTORS 20 160 -24 - 68 SECTORS

# EFFECIENCY = 256 X 68 1100 = 145

THESE MELS ARE COMPLES ONLY AND MAY BE STRUCTURED TO SHET DISTRIBUTE CUSTOMER REQUIRED BOTS.

FIGURE 148. VARIABLE SECTOR FORMAT

#### ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 52

NORMANDALE OPERATIONS





FIGURE 15A. I/O CONNECTORS 9760/9762 SMD


### ENGINEERING SPECIFICATION

SPEC 64712400 CD 7 REV DATE PAGE 53



SPEC 64712400 CD 7 REV DATE PAGE 54

NORMANDALE OPERATIONS



IPOA

FIGURE 15C. I/O CONNECTORS 9754/9755 SMD

SPEC 64712400 CD 7 REV DATE

PAGE 55 TERMINATOR 7 CAED MODULE NW PINS CLL5A A Cable Input JI · A Cable Outrut (or terminatur) 13 B'Cable Jl & J2 are Located on the I/O PWA. JB is Located on the CTR/MUX PWA.

GD COMPONIA CONTONTON

#### ENGINEERING SPECIFICATION

SPEC 64712400 CD REV DATE PAGE 56


contains

Preliminary Information


and

is subject to change.

NORMANDALE OPERATIONS



- HAZZHUH INDIVIDUAL A CABLE LENGTHS = 100 FEET
- HANDRIN INDIVIDUAL & CARLE LENGTHS . 50 FEET



#### MITT

- 'AFTON OF "S" CARLE RECTIVER LINES ARE REQUIRED AT THE CONTROLLER AND ALL ON THE UNIT'S RECTIVER-CARDS. SEE 6.7.4.2.
- MARINUM COMMENTURE A CAME LENGTH PER CONTROLLER MARINUM INDIVIDUAL & CAME LENGTH . 50 FEET.

# GDESTIC PERIPHERALS INC.

#### ENGINEERING SPECIFICATION

SPEC 64732400 CD 7 REV DATE PAGE 57

